



H8/7-30-02  
u Jone

**PATENT APPLICATION**

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re application of

Docket No: Q53838

Katsuyuki SUZUKI

**RECEIVED**

Appln. No.: 09/357,990

Group Art Unit: 2133

JUL 29 2002

Confirmation No.: 9989

Examiner: D. Chung

Technology Center 2100

Filed: July 21, 1999

For: INITIALIZING/DIAGNOSING SYSTEM IN ON-CHIP MULTIPROCESSOR SYSTEM

**AMENDMENT UNDER 37 C.F.R. § 1.111**

Commissioner for Patents  
Washington, D.C. 20231

Sir:

In response to the Office Action dated April 25, 2002, please amend the above-identified application as follows:

**REMARKS**

Claims 1-3-12 and 14-18 are pending in the present application. Applicant respectfully requests withdrawal of the rejection, and allowance of the claims.

Claims 1, 3-12 and 14-18 stand rejected due to alleged anticipation under 35 U.S.C. § 102(b) over Okamoto et al. (U.S. Patent No. 5,812,757, hereafter "Okamoto"). Applicant respectfully submits that Okamoto fails to disclose all of the claimed features, as required for an anticipation rejection under §102. Therefore, Applicant respectfully requests withdrawal of the rejection under §102, and allowance of the claims.

Okamoto discloses a processing board, a computer and a fault recovery method. Figure 1 of Okamoto illustrates processing units A (i.e., 1-1), B (i.e., 1-2) and C (i.e., 1-3) and majority